VLSI Design & Verification

 In

Today’s ASIC/SoC designers are faced with the challenge of managing increasing complexity in functionality, integration of multiple processor cores & hardware acceleration engines, increasing chip size, decreasing time-to-market and decreasing power consumption. Design and Verification of complex ASICs/SoCs therefore requires serious domain knowledge to understand the functional requirements, develop block & system-level models, and methodology-driven test bench creation to ensure excellent test coverage keeping time-tomarket constraints in mind.

Read more..

Recent Posts
Contact Us

If you’d like us to contact you, please fill out the form.

Not readable? Change text. captcha txt