ASIC IP OR SOC Verification

Roles & Responsibilities:

Verification planning:

  • Verification specification
  • Verification environment (creation/adaptation/maintenance).
  • Test case creation
  • Usage of uVC´s
  • Development of uVC´s (if needed)
  • Usage of reference models (if needed)
  • Constrained random testing
  • Creation of Coverage matrix
  • Writing Verification Reports
Most of the verification uses constrained random methodology but also dedicated test-vectors and assertions are used.
A successful candidate is an experienced verification engineer with 7 or more years of verification experience.
SV/UVM and/or competence as well as good understanding and knowledge about HW designs are also key factors.
Preferred Education:
BE/Btech OR ME/Mtech
Location:
Lund,SWEDEN
Area of Expertise:
System Verilog,UVM/OVM,IP/SOC
Experience:
7+ years
Job Code:
BA-2017-159
Was this post helpful?
Let us know, if you liked the post. Only in this way, we can improve us.
Yes0
No0
Powered by Devhats
Contact Us

If you’d like us to contact you, please fill out the form.

Not readable? Change text. captcha txt