Roles & Responsibilities:
- 3+ years of experience in ASIC design and verification.
- Experience in verifying designs at system level and block level using constrained random verification.
- Expert in System Verilog and UVM based verification.
- Strong experience in ASIC design verification flows and DV methodologies.
- Expert in coding SV Testbench, drivers, monitors, scoreboards, checkers.
- Understanding of AHB, AXI and other bus protocols and system architecture is a plus.
BE/Btech OR ME/Mtech
Area of Expertise:
IP/SoC Verification,System Verilog,UVM
3 to 10 years
Was this post helpful?
Let us know, if you liked the post. Only in this way, we can improve us.
Powered by Pixelbart